Bharamu S K

[bharamuk.1js15ec403@gmail.com](mailto:bharamuk.1js15ec403@gmail.com) 7892606885

linkedin.com/in/bharamu-kareppanavar-11b0b4146 Kengeri Bangalore 560060

I graduated from **J.S.S.A.T.E Bengaluru**. **Experienced in Embedded Software Engineering and trained** in

**Blended Advanced Design and Veriﬁcation in Maven Silicon**. Passionate about technology and coding.

# PROFESSIONAL EXPERIENCE

## Senior Embedded Engineer, M.S Technology Bangalore

Provides solutions and innovation for Energy Management and communication.

### Achievements/Tasks:

To Design, Develop, Implement and test the Embedded Software and Hardware. Strong knowledge of communication protocol **UART, I2C, RS232, RS485, SPI** Designed and developed the electronic zig for testing of PCB.

### Tool Expertise: Atollic | Arduino | ESP-IDF | Code Compos Studio | Altium | Ki-cad | OrCad.

# PROFESSIONAL TRAINING

## Advance Design and Veriﬁcation training

Maven Silicon Bangalore.

## Embedded Systems Trainee

Cranes varsity a Training Division of Cranes Software International Ltd.

# EDUCATION

## Electronics and Communication Engineering.

J.S.S. Academy of Technical Education Bangalore.

## Diploma in Electronics and Communication Engineering

B.V.V.S Polytechnic Bagalkot.

## Secondary Education

S.S.S.B.V.V.S Hi-School Halingali.

Jul 2019 – Dec 2022

Bangalore, India

May 2022 – present

Bangalore

Sep 2018 – May 2019

Bangalore

Jul 2015 – Jun 2018

Jul 2012 – May 2015

Apr 2012



**SKILLS**

UVM | System Verilog | SVA | OOPS Concept | Verilog | STA | Digital Electronics | | Perl | Embedded C.



**TOOLS**

Questasim | Modelsim | Quartus Prime |EDA Playground | Linux.

# PROJECTS

## Router 1x3 Design and veriﬁcation

The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel0, channel1, and channel2.It's a 3-layered network device as per the OSI reference model of the network. Designed and Verified using Self-Checking TB to operate three host networks and a packet length of 16 bytes

### Responsibilities:

Architected the block-level structure for the design. Implemented RTL using Verilog HDL.

Veriﬁed the RTL model using the Verilog Self-Checking TB.

Synthesized the design.

## Energy Meter Reading Using Wi-Fi and BLE

Designed and developed an end node to communicate with the meter using UART and then send the data to the gateway through Wi-Fi or BLE. Gateway uses 4G /2G module to communicate with head end system.

## GAS and Water Meter

In this project, we collected gas and water meter data using n LC sensor or REED switch. and send data using RS485.

## Smart Lock Dual Authentication

The project aims to enhance system security. We used RFID to unlock the system and 4 Digit Password for the next step authentication.



**LANGUAGES**

Kannada English Hindi Telugu



**HOBBIES**

Playing Cricket | Kabaddi | Travelling | Watching Movies



**DECLARATION**

I, hereby declare that the information furnished above is correct to the best of my knowledge

Date: 06-01-2023

Place: Bangalore **Bharamu S K**